[电子工程] verilog HDL

summerytyj

预备会员

帖子: 2
精华: 0
积分: 0
书币: 7 枚
注册时间: 08-3-17
最后登录: 08-3-17

1^# 大中小发表于 08-3-17 12:06 只看该作者

verilog HDL

IEEE Standard Verilog Hardware
	收藏
	作者	IEEE
	ＩＳＢＮ	ISBN 0-7381-2827-9 S
	出版日期/版本	2001
	格式	ＰＤＦ Adobe Acrobat

主题内容

The Verilog Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language. Keywords: computer, computer languages, digital systems, electronic systems, hardware, hardware description languages, hardware design, HDL, PLI, programming language interface, Verilog HDL, Verilog PLI, Verilog

附件: 您的会员级别暂时无法下载附件，请注册成为会员或者提升论坛权限，相关信息请参考新手指南！

TOP

icygod

预备会员

帖子: 244
精华: 0
积分: 0
书币: -1 枚
注册时间: 07-11-28
最后登录: 08-4-7

2^# 大中小发表于 08-4-7 06:56 只看该作者

多谢楼主分享！！！！！！！！！！！

TOP

‹‹ 上一主题 | 下一主题 ››

Template Designed by iTePub. Optimized For 1024x768 to Firefox,Opera And MS-IE6.

[电子工程] verilog HDL

verilog HDL

IEEE Standard Verilog Hardware

主题内容

多谢楼主分享！！！！！！！！！！！