打印

[电子工程] Reuse Methodology Manual for System-On-A-Chip Designs

Reuse Methodology Manual for System-On-A-Chip Designs

Reuse Methodology Manual for System-On-A-Chip Designs

book 收藏 
 作者 Michael Keating ,Russell John Rickford, Pierre Bricaud
 ISBN 978-1402071416
 出版日期/版本 3 edition (May 11, 2006)
 格式 PDF Adobe Acrobat

主题内容

Reuse Methodology Manual for System-on-a-Chip Designs, Third Edition outlines a set of best practices for creating reusable designs for use in an SoC design methodology. These practices are based on the authors' experience in developing reusable designs, as well as the experience of design teams in many companies around the world. Silicon and tool technologies move so quickly that many of the details of design-for-reuse will undoubtedly continue to evolve over time. But the fundamental aspects of the methodology described in this book have become widely adopted and are likely to form the foundation of chip design for some time to come. Development methodology necessarily differs between system designers and processor designers, as well as between DSP developers and chipset developers. However, there is a common set of problems facing everyone who is designing complex chips.In response to these problems, design teams have adopted a block-based design approach that emphasizes design reuse. Reusing macros (sometimes called "cores") that have already been designed and verified helps to address all of the problems above. However, in adopting reuse-based design, design teams have run into a significant problem. Reusing blocks that have not been explicitly designed for reuse has often provided little or no benefit to the team. The effort to integrate a pre-existing block into new designs can become prohibitively high, if the block does not provide the right views, the right documentation, and the right functionality. From this experience, design teams have realized that reuse-based design requires an explicit methodology for developing reusable macros that are easy to integrate into SoC designs. This manual focuses on describing these techniques. Features of the Third Edition: Up to date; State of the art; Reuse as a solution for circuit designers; A chronicle of "best practices"; All chapters updated and revised; Generic guidelines - non tool specific; Emphasis on hard IP and physical design. Book Info Outlines a set of best practices for creating reusable designs for use in an SoC design methodology. The fundamental aspects of the methodology described have become widely adopted and are likely to form the foundation of chip design for some time to come
附件: 您的会员级别暂时无法下载附件,请注册成为会员或者提升论坛权限,相关信息请参考新手指南!

TOP

好书啊 可惜没人识货

TOP

好书啊,非常感谢楼主分享!!!

TOP

好东东,楼主辛苦了!!!

TOP

好书,谢谢楼主分享。

TOP

好啊支持支持在支持啊

TOP

谢谢分享

so good books to share ;) thanks!
pu

TOP

谢谢楼主啊

TOP

谢谢分享楼主辛苦 支持一下

TOP

谢谢 楼主的 好东西

TOP

好书啊支持楼主谢谢分享

TOP

dingdingding

TOP

找了很多论坛才找到,谢谢

TOP

好书,谢谢楼主分享。

TOP

好书啊,非常感谢楼主分享!!!

TOP

Copyright © 2003-2008 iTePub Online Services. All Rights Reserved.
Template Designed by iTePub. Optimized For 1024x768 to Firefox,Opera And MS-IE6.